The optical, spectroscopic infrared remote imaging system ͑OSIRIS͒ is an instrument carried on board the European Space Agency spacecraft Rosetta that will be launched in January 2003 to study in situ the comet Wirtanen. The electronic design of the mechanism controller board ͑MCB͒ system of the two OSIRIS optical cameras, the narrow angle camera, and the wide angle camera, is described here. The system is comprised of two boards mounted on an aluminum frame as part of an electronics box that contains the power supply and the digital processor unit of the instrument. The mechanisms controlled by the MCB for each camera are the front door assembly and a filter wheel assembly. The front door assembly for each camera is driven by a four phase, permanent magnet stepper motor. Each filter wheel assembly consists of two, eight filter wheels. Each wheel is driven by a four phase, variable reluctance stepper motor. Each motor, for all the assemblies, also contains a redundant set of four stator phase windings that can be energized separately or in parallel with the main windings. All stepper motors are driven in both directions using the full step unipolar mode of operation. The MCB also performs general housekeeping data acquisition of the OSIRIS instrument, i.e., mechanism position encoders and temperature measurements. The electronic design application used is quite new due to use of a field programmable gate array electronic devices that avoid the use of the now traditional system controlled by microcontrollers and software. Electrical tests of the engineering model have been performed successfully and the system is ready for space qualification after environmental testing. This system may be of interest to institutions involved in future space experiments with similar needs for mechanisms control.
I. INTRODUCTION
The International Rosetta Mission of the European Space Agency ͑ESA͒ provides a unique opportunity by which to investigate, in detail, a relic from the birth of the solar system. This new European space mission is due to be launched to the short-period comet, 46P/Wirtanen, in January 2003. A scientific payload will be on board the spacecraft to investigate the nucleus of the target comet as the spacecraft approaches to within a few nuclear radii of the surface. Moreover, new in situ measurements will be performed by the inclusion of a surface science package that will be placed onto the nucleus ͑see, for example, Refs. 1 and 2͒. The optical, spectroscopic infrared remote imaging system ͑OSIRIS͒ will play a major role in this investigation. A consortium comprised of seven countries is constructing the experiment. A lead scientist, who forms the single link to the principal investigator, represents each country. Within each country, several organizations will contribute to the experiment. The countries and organizations are listed in Table I . In the breakdown of hardware responsibilities, the Instituto de Astrofisica de Andalucía ͑IAA͒ is responsible for the mechanism controller board ͑MCB͒. To achieve the scientific goals, the OSIRIS experiment consortium has proposed a dual camera system together with a common electronics box and two separate charge coupled device ͑CCD͒ readout electronics boxes. A narrow angle camera ͑NAC͒, with high resolution ͑Ͼ1.15°ϫ1.15°͒, has been designed to study the nucleus and a wide angle camera ͑WAC͒ has been designed to view large parts of the inner coma and to investigate dust and gas emission directly above the surface of the nucleus. For a better description of the experiment see Ref. 3 .
II. PHYSICAL DESCRIPTION
The MCB consists of two boards, the control board and the driver's board, mounted in the MCB frame with the components facing inward. The control board occupies the full frame capacity of 190 mmϫ190 mm. The driver's board is mounted on the opposite face of the frame and occupies a space of 105 mmϫ190 mm. Interconnections between the two boards are made using two flexible circuits that are qualified for space applications by Nicolitch ͑Sferflex Technology͒. These were selected because their low profile was compatible with the board spacing. Connection to the electronics box interface ͑EFI͒ is made by a KNC 0621310219, 62 pin, connector. Two DB62S connectors, 62 pins, make connections to the NAC and WAC, respectively ͑see Fig. 1͒ 
III. OPERATIONAL DESCRIPTION
The control board contains the digital circuits for communication and mechanism control. The analog housekeeping and position monitor circuits are also mounted on this board. The digital control circuits are implemented by using two field programmable logic arrays ͑FPGAs͒. Data exchange with the digital processing unit ͑DPU͒ module is established using RS-422 line drivers and receivers ͑HS-26C31/32͒. Data gathering, packaging, transmission and command decoding are performed within the FPGAs ͑Actel RH1280͒. 4, 5 The FPGAs also translate the DPU mechanism commands into motor phase drive programs that are passed to the motor drivers mounted on the driver's board. Full dual redundancy has been employed for the line drivers, digital circuits, and the analog multiplexing and conversion circuits. The two analog data gathering multiplexers read data from single temperature sensors regardless of which circuit is in use. Similarly, either the main or the redundant digital circuit reads the single position monitors from all mechanisms.
The driver's board, although connected to the control board, is electrically isolated from it by optical coupling ͑HCPL6750͒ and by the use of only the motors' power supply. Two motor power supply lines allow the selection of main, redundant or both driver circuits and motor windings. The board makes the power translation of the phase signals from the control board to the relevant mechanism motors. The power switching elements used are hexfets ͑IRHG7110͒. Each motor has four main phase drivers and four redundant phase drivers. There are three motors used in each of the two cameras giving a total of 48 phase driver circuits. Either the main or the redundant control board digital circuit can program all 48 phases.
Two field programmable gate arrays, the MCBគcon-troller FPGA and the CtrគStep FPGA, carry out all operational functions. The MCBគController FPGA communicates with the OSIRIS DPU via the on-board interfaces referred to previously. This FPGA also interprets commands and reports on consequences and housekeeping functions to the OSIRIS DPU. The MCBគController FPGA also exchanges information with the CtrគStep FPGA. The CtrគStep FPGA is concerned with the mechanism motor drives and generates the basic phase drive sequences. In addition to this, the CtrគStep FPGA provides a suite of programs to optimize each mechanism's motor performance.
A. MCBᠪcontroller FPGA description
The MCBគController FPGA must perform the following functions: communication, command decoding and execution, housekeeping acquisition and local reset.
The communication link to and from the DPU is implemented using an asynchronous half-duplex serial interface. It uses two pairs of balanced lines, one for transmission and one for reception. The speed is 115.2 kbaud with a maximum deviation of 2%. It is 8 bits wide with 1 bit start, parity even and 1 stop bit. The circuit uses a 1.8432 MHz clock to achieve a sampling of 16 times the frequency of communications. Each bit of information is acquired with a majority method to improve immunity to noise. At the end of each packet there is one byte formed by the sum of the packet bytes, called the checksum byte. The FPGA detects any reception error in the parity, frame or checksum. If an error occurs, the command is rejected and an error bit is transmitted in the status word. The number of bytes in each packet depends upon the command type ͑there is a variable number of parameter bytes, from 0 to 5͒. Each parameter must be saved in its corresponding register to implement the received command. In transmission mode, the interface must generate the complete set of bytes for each packet of variable length from 3 to 87 bytes, generating each parity bit and the checksum byte at the end.
The command decoder is responsible for the interpretation of commands. There are three types of command: commands related to the two stepper controllers, commands related to the six motors ͑phases or steps͒ and commands related to the data acquisition ͑analog or digital data͒. When a legal command is received, it is then executed. At the end of each process, the answer is transmitted to the DPU with its corresponding parameters. When the decoder detects an illegal command, it is not executed and the packet with the status indicating the error is transmitted.
The housekeeping acquisition must implement control of the external multiplexers and analog to digital ͑A/D͒ converter. Internally, it is also necessary to control the delay to acquire the data and to control the internal multiplexers. In addition to reading out the housekeeping data, the power supply for each of the temperature sensors is derived from demultiplexers controlled in parallel with the readout multiplexers. The demultiplexers ensure that the power is only present at the sensor when being read out, after one sample settling time, to avoid self-heating errors. All temperature sensor supplies are short circuit proof. There are four types of data acquired: data from the A/D converter ͑temperatures or voltages͒, data from the stepper controllers ͑parameters corresponding to the status of each stepper controller͒, data from the motors' driven signal ͑phases͒ or data from the position of mechanisms ͑doors or filter wheels͒. Each type of data needs to be read out and processed differently.
Finally, on this subsystem there are two types of reset signals, the power on reset ͑POR͒ signal 6 and the system reset signal ͑SYSRES͒. The signal POR is generated when the supply is switched on. It is an active low pulse of 50 ms width initiated after the voltage has reached a set level. It clears all counters and registers of both FPGAs. This circuit has been included in the subsystem to ensure a reset signal after switch on of the system. The SYSRES signal is transmitted from the DPU. This is a low pulse of 8.7 s width. This reset is edge triggered, since it has a digital low pass filter that rejects any pulse shorter than 2.4 s. Thus, if the balanced line of SYSRES remains in an active state more than 8.7 s, the FPGA will commence with normal functions.
The occupation level of the MCBគController FPGA is 52% of the logic cells with 121 input/output pads.
B. MCB CtrᠪStep FPGA description
The CtrគStep FPGA consists of three blocks: ͑1͒ controller block: two independent controllers allowing the movement of two motors simultaneously with different parameters; ͑2͒ motor's block: generation of phases for the six motors, with the possibility of programming the initial phase of movement, and realignment of the motor's electrical and mechanical pole position for the first step; ͑3͒ communication block: links CtrគStep FPGA with the MCBគController FPGA.
The programmable parameters of the controller are ͑1͒ minimum velocity: first and last step's velocity and, in case of failure, velocity for the rest of the movement; ͑2͒ maximum velocity: velocity in the plateau of the movement; ͑3͒ acceleration: ramp to achieve the maximum velocity from the minimum velocity; ͑4͒ deceleration: ramp to achieve the minimum velocity from the maximum velocity; ͑5͒ steps: number of steps in the movement; the controller sends this number plus one to realign the motor ͑the maximum value is 1024͒.
The values of the velocities are listed in Table II . Acceleration and deceleration define the length of the jump in Table  II to the next step.
The step number at which the deceleration ramp begins is calculated before the beginning of the movement, presuming that the V max is reached. If the ramp up is too slow, and the step calculated to begin the ramp down is reached at some other velocity than V max , the ramp down begins and the rest of the steps are made at V min . The rest of the movement is made at V min each time the velocity of the step is less than V min . The reasons for this situation can be bad calculation in the ramps, as explained earlier, the V max programmed is less than the V min or there is a glitch in the system that causes an out of range velocity.
After a Reset ͑commanded by the DPU or by power on͒ the parameters are set to default values.
Both controllers have the same capabilities. The generation of the pulses, which changes the status of the phases, is produced by the selection of different clocks with different frequencies and preloading the counters with fixed values that are generated directly. With the algorithm that couples four hyperbolas in a smooth way, the ramps of acceleration and deceleration are linearized to optimize motor performance ͑see Fig. 2͒ .
Other features include the following.
͑1͒
For the compensation of asymmetry in the optocouplers leading ''to make before break'' switching, the controller generates a delay of 54 s from the falling edge of one phase to the rising edge of the next phase. ͑2͒ A requirement of the filter wheel mechanism is to maintain the phases of the last step energized for a holding time of 463 ms. ͑3͒ The movement of zero steps has a special meaning, that is, to energize the programmed phases for about 1 s, and this is implemented to heat up the motors. To ensure that the power control module ͑PCM͒ can supply the power consumed in the different operational modes of the system, this so called movement has another programmable parameter, which activates two phases or only one of the four phases.
The motor block generates the phases in the full step mode for a four-phase motor with double windings. It simultaneously produces the phases for the main and the redundant windings through different pads for security. The power supplied to the motors selects which groups of windings are energized; it is possible to work with both groups if needed. The phase of each motor can be read and written by the DPU.
Each motor block can be driven by any of the controller blocks; with this, the system has an intrinsic redundancy.
The occupation level of the CtrគStep FPGA is 96% of logic cells with 108 input/output pads.
IV. ENVIRONMENTAL CONSIDERATIONS

A. Thermal
The MCB is required to operate satisfactorily over Ϫ20 to 50°C. All electronic devices are procured to a specification of Ϫ55 to 125°C.
B. Radiation
A general problem in all space applications is that it is not always possible to provide dual redundant subsystems without significantly exceeding the mass and power resource limits. These problems are solved by the use of high reliability rad hard electronic devices in order to achieve the same probability of survival as the much more complex dual redundant system. Wherever possible, subsystems will have self-secure default states in order to allow degraded operation in case of failure.
For the OSIRIS instrument a total radiation dose of 20 krad is expected inside the electronic box, made of aluminum with walls 2.6 mm thick, over the 12 year mission, with a large proportion being solar protons.
The OSIRIS electronics redundancy concept fulfills the requirement to survive a single system failure without performance degradation. The MCB electronics use full redun- dancy with rad hard and hi-rel components to ensure reliable performance for the duration of the mission. The effects fall into two categories, catastrophic failure and single event upset.
͑1͒ Catastrophic failure. This can only be guarded against by careful procurement of parts. Known vendors capable of achieving better than 50 krad tolerances are used for the general logic. ͑2͒ Single event upset. Significant where a bistable circuit element can be changed, this problem affects mainly the FPGA devices and the general logic with bistable functions. The approach adopted is S-module flip-flops are partially excluded from the synthesized output. The synthesis can be controlled to either use radiation-tolerant flip-flops ͑C-module or C-C flip-flops͒ or triple-modular redundant ͑TMR͒ structures.
The frequency of single events upset ͑SEU͒ is unknown but components have been selected with a linear energy transfer ͑LET͒ threshold greater than 25 MeV cm 2 /mg as a precaution. Furthermore, the electronic devices used are guaranteed latch up free by the manufacturer.
V. DISCUSSION
The hardware described above was devoted to a specific application but the system can easily be adapted to other similar requirements. By using independent phase control the motor drive mode is not confined to the unipolar full step shown in this case. More flexibility in the application can be made with little or no hardware changes. The hardware is now approaching the conclusion of its rigorous qualification and acceptance testing and further interest has already been shown in using this within similar space applications that require automated and robotic precision events.
Further mass and electronic optimizations are being entertained while maintaining the overall design relatively unchanged.
The design, fabrication and testing of the MCB have succeeded in meeting the demands of space application by ͑1͒ acquiring and applying the knowledge gained by investigating and assessing ''state of the art'' drive/control electronics; ͑2͒ using improved modern electronic design technology, e.g., FPGA devices, for space applications due to the limitations imposed: high density with maintained performance for the small board size, power restrictions and weight requirements, moderate speed, low cost, and quick turnaround time; ͑3͒ removing the need for complex software routines needing continuous updating in a peripheral subsystem and sometimes leading to catastrophic instrument failure.
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